Description
Complete ASIC Design Flow: VLSI From Idea to Silicon is a course on the application-specific integrated circuit (ASIC) design process, from initial concept to final silicon implementation, published by Udemy Online Academy. Designed for electronics engineers, VLSI enthusiasts, and semiconductor professionals, this course covers every stage of the ASIC development lifecycle, including specification, RTL design, performance verification, synthesis, static timing analysis, physical design, design for test (DFT), and chip verification.
You’ll start by understanding what a transistor is and how digital circuits work. Then, you’ll learn Verilog HDL through dozens of labs and assignments, progressing from simple counters to a 16-bit ALU, register files, and finite state machines. Students will gain hands-on experience with modern VLSI methods, industry-standard design flows, and key engineering considerations needed to create high-performance, power-efficient integrated circuits. In the end, you’ll have built a chip from the ground up, with a portfolio project that proves your skills.
What you will learn in Complete ASIC Design Flow: VLSI From Idea to Silicon:
- Static Timing Analysis (STA)
- Implement clock gating, operand isolation, multi-VT and power gating
- Convert RTL to gate-level netlists using constraints and industrial-style libraries
- Manage metastability, data inconsistency and design asynchronous FIFOs with depth calculation
- Full floor planning, power planning, placement, CTS, routing and chip checkout using Cadence; GDSII output
- And…
Course specifications
Publisher: Udemy
Instructors: Electronics Zone
Language: English
Level: Introductory to Advanced
Number of Lessons: 169
Duration: 44 hours and 58 minutes
Course topics
![]()
Complete ASIC Design Flow: VLSI From Idea to Silicon Prerequisites
No prior VLSI or hardware knowledge required. We start from the very basics.
Basic computer literacy – you should be comfortable installing software and using a web browser.
A computer with internet access and Linux virtual machine inastalled on it for EDA tools.
Willingness to learn – that’s it. Everything else is taught from the ground up.
Pictures
![]()
Complete ASIC Design Flow: VLSI From Idea to Silicon introduction video
Installation guide
After Extract, watch with your favorite Player.
English subtitle
Quality: 720p
Downloadly link
Rapidgator link
File password (s): www.downloadly.ir
Size
15.6 GB