{"id":11930,"date":"2026-08-10T10:38:56","date_gmt":"2026-08-10T10:38:56","guid":{"rendered":"https:\/\/nokobox.com\/index.php\/item\/udemy-asic-design-verification-using-verilog-hdl-project-demo-2025-7\/"},"modified":"2026-08-10T10:38:56","modified_gmt":"2026-08-10T10:38:56","slug":"udemy-asic-design-verification-using-verilog-hdl-project-demo-2025-7","status":"publish","type":"digital_item","link":"https:\/\/nokobox.com\/index.php\/item\/udemy-asic-design-verification-using-verilog-hdl-project-demo-2025-7\/","title":{"rendered":"Udemy \u2013 ASIC Design & Verification using Verilog HDL +Project Demo 2025-7"},"content":{"rendered":"
\n

Descriptions<\/h2>\n

ASIC Design & Verification using Verilog HDL +Project Demo, The course basically for beginners to expert level in VLSI. The course covers in details about ASIC Flow, Verilog Language, Digital Fundamentals, Combinational circuits, Sequential circuits, APB Protocol. It has 9 videos each more than 1 hr, with theory explanation and the hands on program execution. Cadence Xcelium simulator used for Verilog program execution in linux Environment. The programs are edited in vi editor. This course is very good for those wants to do internship, want to learn and start career in VLSI. This helps for acquiring domain knowledge in VLSI and seek job in this industry. These basic concepts and language helps to attend interviews. The course is designed and delivered by an ASIC Design and Verification Expert worked more than 2 decades in the Semiconductor Industry<\/p>\n

What you\u2019ll learn<\/h3>\n